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ABSTRACT
This thesis explores the potential use of a four frequency-shift keying (4-FSK),
spread spectrum modulator and demodulator (MODEM) in a low orbit satellite. In this
first approach a short maximal length sequence of 127 chips would be used to spread the
four frequencies. After successful implementation, the design could be extended to longer
codes which would provide for greater processing gain. This MODEM was not
preselected for use in satellite communications based on the merits of 4-FSK. but was
assigned as one of four possible digital communication designs. A MODEM would be
selected for use in the Petite Amateur Navy Satellite after a thorough design review.
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I. INTRODUCTION
The Petite Amateur Navy Satellite (PANSAT) concept calls
Lor a low earth orbit satellite which provides digital, spread
spectrum, store-and-forward, packet radio communication.
PANSAT was originated by Professor Rudy Panholzer at the Naval
Postgraduate School to provide the school's graduate students
with an opportunity to apply classroom theory to a "real
world" engineering project. To extend this opportunity to
several communication graduate students, it was proposed that
four modulators/demodulators (MODEMS) would be designed as
independent thesis projects. The four MODEMS proposed are:
binary phase-shift keying (BPSK), quadrature phase-shift
keying (QPSK), differential phase-shift keying (DPSK), and
four frequency-shift keying (4-FSK).
The objective of this thesis is to design, build, and test
a 4-FSK spread spectrum MODEM which could possibly be
installed in PANSAT. The following initial parameters were
provided as guidance in formulating the design:
1. noncoherent 4-FSK MODEM
2. spread spectrum using a maximal length spreading
sequence (m-sequence) of 127
3. each data bit would be spread by one complete m-sequence
4. data bit spread would commence at the start of a chip
(no single chip would span any two bit periods)
1
5. data bit rate equal to 1200 bits per second
6. spread spectrum channel bandwidth not to exceed 900 kHz
7. low power using CMOS technology
8. low orbit equal to 400 nautical miles
A design review would be held to determine which of the
completed designs best meets the PANSAT requirements for size,
weight, power consumption, cost, complexity (ability to
duplicate the prototype), bandwidth and bit error rate.
2
II. Design Theory
A. 4-FSK SPREAD SPECTRUM MODULATION
1. General
The diagram of Figure 1 shows the Modulator Group
consisting of the following three modules:
1. Serial-to-Parallel Conversion (MV)
2. Sine Wave Generation (M2)
3. Spread Spectrum (M3)
The theory considered during the design of each of these
modules is discussed under separate sub-paragraphs of this
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spread spectrum theory is assumed. References 1, 2, and 3
should be reviewed for additional information concerning
digital, analog, and spread spectrum engineering design
respectively.
2. Serial-to-Parallel Data Conversion Module
Before the modulator's serial-to-parallel converter
can be designed, consideration must be given to the method by
which the demodulator will synchronize with the received
signal. As a result of spread spectrum modulation, the
demodulator must synchronize with the spreacing m-sequence
prior to data transmission. Because of this, the m-sequence
was inspected for possible use in data synchronization. The
digital logic sequence for a seven stage shift register with
taps at stage three and seven is written out in Figure 2. From
Figure 2 it was recognized that any successive grouping of
1 1. : 0 0 0 1 O)D0 1 1 1 0 1 0 1 : 3 3 ¢
C 1 0 1 0 1 0 1 1  )'AI 0 1 0 0 1 0 0 0 0 i
1 C 0 0 1 1 0 1 0 1 0 0 (1 1 0 0 1 1 1 1 )E 1
) 1 0 0 1 0 1 0 0 0 1 0 1 1 1 0 0 1 i 0 1 i
;1 0 1 (1 1 1 2 1),0 1 1I,0 1 1 0 0 1 0 1 1 0 3
C o0 0 0 0 1 1 1 1) 0 0 0 0 0 0 0
Figure 2. M-sequence, N = 127, taps at stage 3 and 7
4
seven chips from the total set of 127 chips was unique (not
repeated) . The serial-to-parallel converter module of Drawing
A-! utilizes eight chip m-sequence code bytes for data
synchronization. By clearing the m-sequence shift register at
the start of data transmission a reference would be
established for clocking in serial data and clocking out a
parallel symbol (two bits). From Figure 2 subscripted groups
A and B are used to clock serial data into the serial
input/parallel output shift register by clocking d~ta in the
middle of each serial data bit period. Subscripted group C
latches a pair of bits into the decoder short2y after the
second bit of the two bit pair is clocked into the shift
register. Within 0.5As a radio frequency (RF) pulse
representing the bit pair which was latched into the decoder
is switched to the output of the demodulator. For
synchronization purposes at the demodulator, subscripted group
C will signal the start of an RF pulse. The analog switch is
a guaranteed "break before make" switch which results in only
one of the four radio frequencies on the output line at any
given time. All digital logic circuit set-up times were
achieved by maintaining at least a one chip time interval
between bit transfers.
To ensure that incoming data is synchronized to the
shift register and decoder clocks two additional subscripted
groups D and E should be created as outputs from the serial-
to-parallel converter. These two pulses would be used to clock
5
the external data device thus ensuring that the serial input
data is latched in the middle of the data period. Advantages
to using the m-sequence to control synchronization are:
1. Deletes the requirement that the m-sequence shift
register be cleared at the start of data transmission.
This would eliminate a critical timing consideration and
eliminate the potential for drift between two
asynchronous timing waveforms.
2. Any chip rate can be selected.
3. The data rate will always be dependent on the chip rate.
4. Each data bit will always be sub-divided by one complete
chip sequence.
5. The start of each RF pulse is known.
6. Each RF pulse can be further sub-divided into 127 equal
parts.
3. Sine Wave Generator Module
The FSK signal can be generated in one of two ways as
indicated in Figure 3. Either using a separate oscillator for
each frequency and switching on the desired frequency or using
a frequency modulator (voltage controlled oscillator) which is
capable of producing multiple frequencies. With only four
frequencies required to implement a 4-FSK modulator it is
viable to build four separate sine wave generators or a single
voltage controlled oscillator (VCO). In the case of higher
order FSK modulators (16 or greater), it would be impractical
to build 16 or more separate oscillators in which case a VCO
would be a better choice. This design uses four separate
6
FI lc• ro'u1 "]
Os. ii! or
Freq.=
, i Im FSK
Freq I u.
L..
Binjrs da., p,, r
M' I /"
DiN. w • n uluo -Phase FSK
Bmjý iijinit Frequen~y
",,I t I modulator FSK
(ýarrie'r Iretl = 1C) - u
lb I Contmoous-Phase FSK
Figure 3. Generation of FSK (Ref. 4:p. 337]
precision sine wave generators which allows for precise
frequency, maximum reduction of harmonfc distortion, and
second order low pass filters to significantly attenuate
harmonics. A single VCO does not allow for this much control
over the sine wave shape and would require additional switches
to route each frequency as it is selected to the appropriate
low pass filter.
For 4-FSK, four frequencies must be determined. The
precision sine wave generator module of Drawing A-2 is limited
to approximately 350 khz and active filter design is limited
to approximately 500 khz. If square law detection was used
then the lowest probability of bit error would result if and
only if the frequencies were mutually orthogonal. This means
7
that the change in one frequency to another is an integer
multiple of the bit rate (Rb).
Af = -L- nRb n = 1,2,3,•
Tb
The bit rate of the data is 1200 bits per second but in 4-FSK




In this spread spectrum modulation scheme, each symbol is sub-
divided by the length of one entire m-sequence which for this
design is equal to 127 chips.
Af -= n2 - 127nR ,
T"/127
Using the requirement for mutually orthogonal sinusoids, Rs =
600, and n = 1, 2, 3, and 4, the four frequencies are:
fl = 76.2 khz, f2 = 152.4 khz, f3 = 228.6 khz, and f4 = 304.8
khz.
Square law detection only works if the channel
frequencies are constant values. An orbiting satellite whose
position changes with time in relation to a site on earth
creates a doppler shift which causes the channel frequencies
to continually vary. Due to varying channel frequencies, the
demodulator was designed using envelope detectors. Envelope
detectors do not require that the FSK frequencies be mutually
orthogonal, but that they are far enough apart in the
8
frequency domain so that one frequency does not get mistaken
for another. Since 4-FSK is simply a series of independent RF
pulses, frequency separation can be determined by viewing the
frequency domain of a single RF pulse, g(t).
g(t) = P rect(t) cos(2-nfft)
T
Figure 4 is the time domain plot of the RF pulse. The Fourier
Transform of g(t) is G(f).
G(f) - PT(sinc[T(f-fc)I + sinc[T(f +fC)])2
Figure 5 is the frequency domain magnitude plot of G(f). Note
from Figure 5 that the RF pulse has a main lobe bandwidth
equal to twice the inverse of the RF pulse period CT). For a
spread spectrum signal, the RF pulse phase is no longer
constant but is changed according to the m-sequence. When the
RF pulse period (T) is segmented into 127 parts (number of
chips in the m-sequence) , the resultant RF pulse period is
reduced to a new, shortened period, called the chip period
(To) . Substituting Tc for T in Figure 5 results in the
frequency spectrum magnitude plot of Figure 6. The bandwidth
is still equal to twice the inverse of the RF pulse period.
Only now the pulse period is the shorter chip period (Tc), and





Figure 4: RF Pulse in the Time Domain (Ref. 5:p. 37]
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demodulator which uses envelope detectors is one half the
spread main lobe bandwidth or 76.2 khz. The modulator
frequencies of 76.2 khz, 152.4 khz, 228.6 khz, and 304.8 khz
were selected. These frequencies are within the range of the
sine wave generators, can be shaped with active filters, and
meet the minimum separation requirements.
The low pass filters are 2nd order GIC filters. All
active filters used in both the modulator and demodulator are
GIC filters and are covered as a separate topic in Appendix B.
All buffers used in both the modulator and demodulator
were constructed using LM318 operational amplifiers because of
the component's high slew rate (70 V/As) and wide bandwidth
(15 Mhz). These are covered as a separate topic in Appendix C.
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4. Spread Spectrum Module
The spread spectrum module, M3, of Drawing A-3 is
comprised of a code sequence generator, a doubly balanced
mixer, and a buffer. Using Table 8-5 of [Ref. 6:pp. 390-3911,
the generator polynomial for an m-sequence of length 127 is
g(D) = 1 + D3 + D7 . The powers of the generator polynomial
determine the final form of the General Multiple-Tap Simple
Sequence Generator (SSRG) of Figure 7. The SSRG circuit is
implemented by connecting the third (D3 ) and seventh (D7 ) stage
outputs of an eight stage shift register to an exclusive-nor
gate and back to the shift register's first stage data input.
The sequence can be tapped off of any of the shift register's
eight outputs (Q1 through Q8). An eight input nand gate
prevents the generator from locking-up with all ones (high
M1 M M3
I I
Figure 7. Multiple-tap simple sequence generator (SSRG)
[Ref. 3:p. 681
digital value equal to a nominal plus five volts). If at
start-up or due to noise all of the outputs are one, the
12
output of the nand gate will be zero (low digital value equal
to a nominal zero volts) and will clear the shift register to
all zeros and re-start the m-sequence. In order to introduce
phase changes and not imbalance the amplitude of the output
sinusoid, the spreading m-sequence must alternate between
positive and negative voltages of equal amplitude rather than
the nominal zero to five volt digital logic output of the
shift register. This is accomplished by connecting the output
of the shift register to a comparator whose reference voltage
is set at a mid-point value between zero and five volts. The
comparator voltage supplies are adjusted so that the output
voltage swings between positive and negative values of equal
amplitude (A). Hence as the digital logic m-sequence changes
logic levels, the comparator output voltage changes between
±A.
The doubly balanced mixer (DBM) multiplies the two
inputs. The output is one of the four symbol frequencies but
instead of being at a constant phase during its pulse duration
its phase now varies with the change of phase of the m-
sequence. This has the effect on the amplitude and bandwidth
of the frequency domain signal as shown in Figure 6. The
amplitude is reduced and the bandwidth is increased
proportional to the length of the m-sequence.
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B. 4-FSK Spread Spectrum Demodulation
1. General
The diagram of figure 8 shows the 4-FSK demodulation
grouped into the following six modules:
1. Band Pass Filter (M4)
2. Decision Making (M5)
3. Frequency Sweep (M6)





Figure 8. Demodulator Group
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Module M5 with some additional synchronization circuitry is
the only module required if spread spectrum had not been
employed. The other three modules are all involved in
acquiring/tracking the m-sequence used to despread the
received signal and provide synchronization to the decision
making module.
2. Band Pass Filter Module
Identical sets of band pass filters are used in the
decision making circuitry prior to envelope detection and in
the early minus late acquisition circuitry. These applications
will be discussed separately. This section covers band pass
filter design.
The 4th order band pass filters were designed by
cascading two Generalized Impedance Converter (GIC) second
order active filter networks. The center frequency for each of
the band pass filters is equal to the channel frequency as
determined in paragraph II.A.3. To find the upper and lower
3dB frequencies, the frequency shift from the center
frequencies due to worst case doppler shift and the main lobe
bandwidth of the despread channel frequencies must first be
calculated. The worst case doppler shift as calculated in
Appendix D is 9784 Hz. Adding one-half the channel bandwidth
to the maximum doppler shift frequency results in 10,384 Hz as
the amount that must be added and subtracted from each of the
center frequencies to calculate the upper and lower 3dB
15
frequencies respectively. The design criteria for each of the
four band pass filters is listed below:
Q center freq(Hz) lower 3dB freq(Hz) upper 3dB freq(Hz)
3.67 76,200 65,816 86,584
7.38 152,400 142,016 162,784
11.00 228,600 218,216 238,984
14.68 304,800 294,416 315,184
Each band pass filter was designed using the procedure in
Appendix B. Magnitude plots of the band pass filters using the
passive elements of Drawing A-4 are shown in Figures 9 through
12 for channel frequencies 76.2kHz through 304.8kHz
respectively.
3. Decision Making Module
As previously discussed in paragraph II.A.3.,
demodulation would be accomplished using envelope detectors.
The block diagram of a two channel noncoherent FSK demodulator
is shown in Figure 13. Any higher order m-ary FSK demodulator
can be designed by duplicating the building blocks of Figure
13 once for each additional pair of transmission channels. The
4-YSK decision making module comprised of filters, amplifiers,
envelope detectors, integrators, and decision making circuitry
is shown in Drawing A-5.
The gain of the amplifiers at the output of the band
pass filters was determined on the constructed circuit by






Figure 9. 4th Order BPF, f0 = 76.2 kHz, Q=3.66
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Figure 13. Noncoherent detection of FSK (Ref. 4:p. 543]
volts peak-to-peak) into their respective band pass filters
and calculating the gain required to have a 12 volt peak-to-
peak signal out of each of the amplifiers. This was done so
that each transmitted channel when received by the envelope
detector has equal weight in the decision making process.
The design of the envelope detectors was taken from
[Ref. 5:pp. 272-273] but unlike envelope detectors for
amplitude demodulation, the charging and discharging time
constant, RC, must both be relatively short compared to the
symbol duration. To keep subsequent integrations mutually
independent, the stored energy in the envelope detector must
be zero prior to the start of an integration. Tiiis requires
that the capacitor voltage approach zero before the next
integration begins. A simple passive low pass filter with a
1600 Hz cut-off frequency was placed after the envelope
19
detector to remove the high frequency ripple. The integrator
was designed to ramp up in its nearly linear region during the
symbol period, be sampled at the end of the symbol period
where the maximum amount of signal energy could be captured,
and dumped at the start of the next symbol. The integrator
amplifier buffers the integrator from the comparator circuit
that follows and also amplifies the integrator voltage which
increases the likelihood that the comparators will correctly
choose the integrator with the greatest signal energy.
A decision must be made as to which frequency is being
received and then decoded to its two bit symbol
representation. Once the bit pair is known, the pair must be
separated and emitted from the module one bit at a time just
as it was fed into the modulator at the transmission site. The
decision criteria is simple. If fl integrator voltage is
greater than f2, f3, and f4 integrator voltages when compared
on an individual basis then fl was received. When this
comparison is made for all four possible combinations only one
frequency can be chosen as the received frequency. Given four
frequencies, six comparators are required to implement all
possible combinations (1 and 2, 1 and 3, 1 and 4, 2 and 3, 2
and 4, and 3 and 4). There are actually 12 permutations but
since the other six are inverse relationships these
comparisons can be achieved by inverting the comparators'
output. Combinations of these 12 results ar• -onnected to the
four three-input nand gates where an all r nt drives the
20
appropriate priority encoder pin low which in turn activates
one of the four bit pairs (00, 01, 10, 11). This comparison is
done on a continuous basis and is only optimized to be correct
at the end of the integration process. The synchronization
which determines when to accept these comparisons is discussed
in the demodulator synchronization module section. The bit
pair is clocked into a parallel-to-serial shift register and
then clocked out at twice the symbol rate.
4. Frequency Sweep Module
Not knowing the exact frequency and phase of the
received m-sequence requires that the demodulator sweep
through the range of all possible frequencies while looking
for the correct one. The purpose of the frequency sweep module
is to sweep through its range of frequencies until signaled by
the early minus late module that the frequency is close enough
to the received frequency to be acquired/tracked and that the
phase of the received spreading m-sequence and demodulator
despreading m-sequence match within one-half of a chip. This
is summarized by the algorithm of Figure 14. Initial efforts
to design an analog frequency sweep were unsuccessful because
once the fixed analog voltage level required to drive the
voltage controlled oscillator (VCO) was determined, it could
not be held constant. Attempts to hold the voltage on low
leakage polypropylene capacitors buffered by low input bias
current (5OpF) JFET operational amplifiers failed due to a
21
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Figure 14. Flow diagram for sliding correlator acquisition
(Ref. 3:p. 219]
slow discharge of the capacitors resulting in an unacceptable
drift of the JFET output voltage. To correct for the
inevitable discharge of the capacitor a refresh loop was
installed to recharge the capacitor with the correct voltage
level. This did not work because the operational amplifiers
utilized in the refresh loop induced their own voltage drift
due to the minute offset voltages which could not be
completely removed. Therefore, the design shown in Drawing A-6
was developed using digital components. The eight bit counter
steps through all 256 states, one state change for every
positive-going clock pulse. The eight bits of each state are
then clocked into an eight bit latch on every negative-going
clock pulse. The one-half clock period delay assures that the
25ns set-up time is met. The digital-to-analog converter (DAC)
produces incremental voltages based on the digital input which
22
in turn steps the VCO through the range of possible
frequencies. This method works very well. Once the frequency
sweep module is signaled to stop clocking, the latch holds the
correct digital code indefinitely. The latched code drives a
DAC whose output voltage is held constant by the use of its
own voltage regulator. It is this well regulated voltage which
locks in the frequency output of the VCO.
5. Early Minus Late
The concept behind the early minus late module is to
provide the frequency sweep and track modules with the
following information:
1. it signals when both the received m-sequence frequency
approximately equals the demodulator m-sequence frequency
to within plus or minus 100 Hz and the two m-sequences are
in-phase.
2. provides feedback so that the final frequency
adjustments can be made and the two frequencies remain in-
phase within plus or minus one-half of a chip.
Early refers to an m-sequence which is advanced by one-half a
chip in time ahead of the punctual (spreading) m-sequence and
late refers to an m-sequence which is delayed by one-half of
a chip in time behind the punctual m-sequence. The
autocorrelation function (ACF) of these two m-sequences with
the punctual m-sequence is plotted in the upper two graphs of
Figure 15. The ACF term is used because in this context the
two m-sequences are identical. Note that the ACF is
approximately zero (equal to -1/127) everywhere except where
23
the m-sequences are within one chip of being in phase.
Drawing A-7 shows the early minus late circuit. The early/late
code sequence generator is identical to the modulator's code
sequence generator of Drawing A-3 except for the addition of
one shift register and one comparator. The shift register taps
the digital logic m-sequence one full chip ahead of the
punctual m-sequence and then by use of an inverted clock pulse
advances the full chip early by one-half chip (early) and by
one and one-half chips (late). There are now three digital m-
sequences: punctual at the output of the upper (eight stage)
shift register pin 4, one-half chip early at the output of the
lower (four stage) shift register pin 5, and one-half chip
late at the output of the lower (four stage) shift register
pin 4. The comparators convert the early and late digital m-
sequences to analog (±A constant voltage amplitude) m-
sequences for reasons explained in paragraph II.A.4. Early
minus late refers to the difference of the one-half chip early
m-sequence autocorrelated with the punctual m-sequence and the
one-half chip late m-sequence autocorrelated with the punctual
m-sequence. In Figure 15 the top waveform is the early ACF,
the middle waveform is the late ACF, and the bottom waveform
is the early ACF minus the late ACF waveform. Using the block
diagram of a full-time early-late noncoherent code tracking
loop of Figure 16, a two channel loop was built. A two channel
loop introduces problems in trying to precisely amplitude









Figure 15. Autocorrelation Waveforms [Ref. 3:p. 254]
Specifically, it was found to be most difficult to build band
pass filters with identical transfer functions. Even though
great care was taken to match the values of the passive
elements, the transfer functions were not the same. Additional
work would be required to find operational amplifiers with
matching small signal bandwidths. This was not done. Instead
it was decided that it would be easier, use fewer components,
and be more accurate to use a single channel and switch the
ACF through one set of band pass filters thus assuring that
both the early and late autocorrelation function products
would be acted upon by the same band pass filter transfer
function. The Tau dither early-late noncoherent code tracking
loop of Figure 17 was used as a model for the modified single
channel design of Drawing A-7. To more easily understand the
circuit, the early autocorrelation and identification process
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Figure 16. Full-time early-late noncoherent code tracking





Figure 17. Tau-dither early-late noncoherent code tracking
loop (Ref. 6:p. 448]
26
will be explained; the late autocorrelation and identification
process is identical with the exception that the
autocorrelation function (ACF) is inverted by reversing the
envelope detector diode. The doubly balanced mixer multiplies
the early analog m-sequence with the received spread spectrum
signal and via switch SW-06 routes the product (ACF) to a bank
of band pass filters identical to the ones used in the
conventional demodulator of Drawing A-4. When each RF pulse is
spread (see Figure 6), the spectral density found within the
pass band of the band pass filter is reduced. As the m-
sequences begin to correlate the spectral density begins to
collapse about the RF pulse's center frequency until the two
sequences are perfectly correlated. At this point in time,
spectral density is at its greatest (Figure 5); therefore,
there exists a direct relationship between spectral density
and m-sequence autocorrelation. The early minus late module
uses this relationship to provide voltage feedback to the
frequency sweep and track modules. The magnitude of the
spectral density of interest is found by passing the ACF
through all four band pass filters, summing the output
waveforms, and connecting the sum to an envelope detector.
Since it is the change in magnitude in the pass band that is
used as feedback, the DC offset is removed and the change in
magnitude is amplified. The early ACF and the inverted late
ACF are summed together to get the output of the discriminator
of Figure 17. The modified loop filter is a lag RC filter
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designed according to Figures 18 and 19 to reduce high
frequency response. "Output signal-to-noise ratio can be
significantly improved by this simple addition, which also
decreases loop jitter with noisy input signals." [Ref. 3:p.
189] The voltage output of the loop filter is connected to the
summing amplifier in the frequency sweep module via a voltage
divider (variable resistor). Through experimentation, it was
found that an approximately 40 mV peak-to-peak feedback
control voltage locked the two m-sequences together. Larger
feedback voltages caused ex "sive jitter and lower feedback
voltages would fail to lock the m-sequences together.
To signal the change from the acquisition mode to the
track mode, two comparators were used to monitor the early and
late ACF voltages. As both the early and late ACF voltages
exceeded their reference voltages (plus and minus one volt
respectively), the comparator outputs would go high. By
looking at the ACF voltage waveforms of Figure 15, the only
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Figure 19. Modified loop filter [Ref. 3:p. 190]
time both the early and late ACF voltages are greater than
zero is when the composite (early minus late) correlation
function is in the linear region about the tracking point.
When the and gate goes high, the counter which drives the DAC
and VCO freezes the current value of the byte indicating that
the VCO is close to the received m-sequence frequency. The
feedback control voltage is then able to make the small
adjustments necessary to maintain a lock on the received m-
sequence frequency and phase. Because the spreading and
despreading m-sequence frequencies were not perfectly matched,
a DC offset to the composite correlation function of Figure 15
results. It is this DC offset that will be used as feedback
to track frequency drift and doppler shift.
6. Track
If the transmitter and receiver were stationary, then
there would be a relative velocity and doppler shift equal to
zero. In this instance, the early minus late feedback voltage
would provide all the necessary control to maintain
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correlation between the spreading and despreading m-sequences.
The relative velocity, however, is not equal to zero. Without
a means of adjusting the average feedback voltage to zero, the
DC offset would continue to increase (either negatively or
positively depending on whether the doppler shift increased or
decreased the frequency of the spreading m-sequence frequency)
until it exceeded the range of feedback voltages. Two adverse
events occur as the DC offset voltage increases:
1. The m-sequences will move further out of alignment
resulting in a smaller signal-to-noise ratio and a higher
bit error rate.
2. Acquisition will be lost prior to successful receipt of
the entire information packet.
To track the doppler shift, a second feedback loop is created
which will monitor the DC offset of the early minus late
feedback voltage and adjust the digital code which ultimately
determines the base frequency of the despreading m-sequence.
When the frequency of the two m-sequences are equal, the DC
offset of the control voltage waveform is zero. For a spread
spectrum communication system which must correct for doppler
shift, the goal is to keep the early minus late DC offset as
close to zero as possible, thus overcoming both adverse
effects of reduced signal-to-noise ratio and short acquisition
times.
For optimum results, the early minus late feedback
voltage should be sent to integrate, sample, and dump
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circuitry to determine the average DC offset. The crude
design of Drawing A-8 randomly samples the feedback voltage 30
times per second and compares the sample to zero volts. If
the sample value is greater than zero, the comparator output
goes low and then the byte 0000 0001 is added to the current
byte which is driving the DAC. When the arithmetic logic unit
(ALU) adds 0000 0001, it is the same as adding one bit to the
current byte and decreasing the despreading m-sequence
frequency. This more closely matches the two frequencies
which reduces the DC offset. Conversely, if the sample value
is less than zero, the comparator ourput goes high and then
the byte 1111 1111 is added to the current byte which is
driving the DAC. When the ALU adds 1111 1111, it is the same
as subtracting one bit from the current byte and increasing
the despreading m-sequence frequency. Once again, this more
closely matches the two frequencies and reduces the DC offset.
This design could result in an incorrect adjustment
since the lower portion of a positive DC offset waveform could
have a negative value and vice versa. As long as the
frequency resolution is not too great, the correct adjustment
would be made on successive samples and the DC offset would be
maintained about the ideal zero reference. The adjustment
rate should be sufficient to correct for the fastest frequency
change caused by the doppler shift. For example, if the
frequency resolution was one hertz per bit and the fastest
frequency change was 4 hertz per second, an adjustment rate of
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5 samples per second would allow the despreading m-sequence
frequency to overtake the spreading m-sequence frequency and
slowly oscillate about the zero reference point. However, if
the adjustment rate is set too fast the despreading m-sequence
will jitter, and acquisition will be lost.
7. Demodulator Synchronization
For the decision making circuitry to provide an
optimum result, the integrator in the decision making module
must be able to start the integration process as close to the
start of an RF pulse as possible and sample the result as near
to the end of that same RF pulse as possible. The timing
waveforms of Figure 20 relate the demodulator synchronization
sequence of events which must take place during each RF pulse
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Figure 20. Synchronization timing waveforms
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generator groups as discussed later in this section. When the
dump timing waveform is high, the RC integrator is connected
to ground and all previous capacitor charge and any initial
charge due to unreliable signals is removed (transitions
between RF pulses must be ignored because of noise introduced
during switching). When the dump waveform goes low, the
integration process begins and continues until the start of
the next RF pulse. At the end of the integration, comparisons
are made as to which of the four possible transmitted
frequencies contains the greatest signal energy. The result
is a parallel load of two bits into the parallel-to-serial
converter. This is accomplished by bringing both the P/S
waveform and the clock waveforms high. The LSB is immediately
available as data out. The MSB is shifted out by the middle
clock pulse one-half period later, resulting in data clocked
out at twice the rate of the received symbols (two bits,
clocked in.
Synchronization is accomplished using knowledge of the
m-sequence introduced in section II.A.2. The spreading m-
sequence is rewritten in Figure 21 to facilitate the
demodulator synchronization discussion. Once the m-sequences
are in-phase, it is known that each pulse begins when the code
sequence generator (CSG) output is subscripted group A.
Subscripted group A initiates the start of the charge dump.
Twenty percent of the time into the period, the dump is
completed. Integration begins when the CSG output is
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subscripted group B. Prior to the end of the integration and
in preparation for a parallel load, the parallel-to-serial
converter P/S pin is set high when the CSG output is
subscripted group C. Three chips before the start of a new
symbol and with 80% of the RF pulse period integrated, the
symbol with the greatest signal energy is loaded into the
parallel-to-serial converter shift register when the CSG code
is subscripted group D. The integration process repeats
itself, but before the next parallel load, the second bit is
shifted to the data output by the clock when the CSG code is
subscripted group E, thus completing one cycle.
The circuitry of Drawing A-9 accomplishes all
demodulator synchronization. The inverters and 8-input nand
gates emit a logical one pulse when their specific CSG c=Je
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Figure 21. m-sequence, N = 127, taps at stage 3 and 7
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bytes are selected. The dump and P/S timing waveforms are
achieved by toggling a JK flip-flop. Initiation is not
required because the middle clock pulse clears the flip-flops
(sets the Q output to zero) on each cycle prior to being
toggled high. Because the early minus late feedback voltage
maintains a one-half chip phase relationship between the
spreading a despreading m-sequences, synchronization can never
be further apart than one-half chip. This allows for very
accurate synchronization with the modulated data.
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III. CIRCUIT CONSTRUCTION
A. 4-FSK SPREAD SPECTRUM MODULATION
1. Serial-to-Parallel Data Conversion Module
The idea to use a shift register and decoder as the
basic building blocks for a serial-to-parallel (S/P) converter
came from a text on digital logic circuits. [Ref. 11 It was the
designer's idea, however, to combine them to form the S/P
converter of Drawing A-i. Four analog switches were required
to pass the analog frequencies. Switch SW-06 was selected
because of its in-house availability and installed per its
data sheet. The timing information (set-up and propagation)
and pin-out data were found in each components data sheet. For
4-FSK the size of the circuit in Drawing A-i should be reduced
by substituting a 2-4 line latched input decoder for the 4-16
line latched input decoder shown. The latter was used due to
availability.
2. Sine Wave Generation Module
The precision sine wave generator design is based on
the circuits of [Ref. 2:p. 164] and [Ref. 7:p. 12]. The AD630
(doubly balanced mixer) output at pins 12,13, and 14 is a l. 8V
peak-to-peak square wave which is fed into an integrator via
resistor R1. The integrator output at pin 6 of the LM318
operational amplifier is a 1.8V peak-to-peak triangular wave
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which is fed into pin 1 of the AD639 (trigonometric function
generator). The AD639 output at pins 13 and 14 is a sinusoid
whose frequency and accuracy are based on the frequency and
accuracy of the triangular wave input at pin 1. "The AD639 can
generate continuous sinewaves of very low distortion using a
linear, highly symmetric triangle wave of ±1.8 V amplitude."
[Ref. 7:p. 6] To produce a precision sine wave, build the sine
wave generator of Drawing A-2, replace resistor R1 with a 10kQ
variable resistor and adjust until the triangle wave output of
the integrator equals the required frequency, replace resistor
R2 with a 5kQ variable resistor and adjust until the sine wave
output of the AD639 has minimum distortion as viewed on an
oscilloscope and/or a spectrum analyzer, and finally replace
the variable resistors with fixed-value resistors.
The LM318 operational amplifiers in the low pass
filters and buffers of Drawing A-2 must have their power
supplies capacitively bypassed and be decompensated for
stability as shown in Drawing B-3 and Drawing C-1.
3. Spread Spectrum Module
The digital logic m-sequence generator of Drawing A-3
consisting of thE shift register, exclusive-or, and inverter
was constructed from knowledge of the generator polynomial and
the SSRG of Figure 7. This circuit also matches the 7 stage m-
sequence of [Ref. 8:p. 21-12]. The comparator circuit was
taken from [Ref. 9:p. 2-54]. The variable resistors used in
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adjusting the comparator power supply voltages (and hence the
upper and lower values of the comparator output) must be 10 or
25 turn potentiometers to allow for adequate resolution to
fine-tune the values of plus and minus one volt output at pin
1. The one volt magnitude is not critical but the magnitudes
of the upper and lower output being equal is important. Set
the reference variable resistor connected to pin 2 to
approximately 2.5 volts. The doubly balanced mixer (DBM)
circuit was taken from [Ref. 10:p. 7] . For best results,
minimize the offset voltage in accordance with the procedure
on offset voltage nulling. [Ref. 10:p. 6] . Construct the buffer
as discussed in Appendix C.
B. 4-FSK SPREAD SPECTRUM DEMODULATION
1. Fourth Order Band Pass Filter Module
All of the LM318 operational amplifiers on the circuit
diagram of Drawing A-4 do not show bypass capacitors on the
power supplies or decompensation capacitors. These were left
off so that a cleaner, more concise diagram could be
presented. These must be included as shown on the band pass
filter of Drawing B-2 or as shown on the buffer of Drawing C-
1. Place all bypass capacitors as close to the power supplies
as practical. The high frequency section of the circuit is
located between the input to the band pass filter and the
output of the buffer. In this region keep all leads as short
as possible.
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The band pass filters were taken from [Ref. ll:pp. 18-
22] with the choice of operational amplifiers made by the
designer for their wide small signal bandwidth and high slew
rate. If operational amplifiers with a different small signal
bandwidth than the LM318 (small signal bandwidth equals 15
MHz) are used, then the values of the passive elements must be
recalculated using the procedure provided in Appendix B.
2. Decision Making Module
Construct the DBM as shown in Drawing A-5 and adjust
the variable resistors according to section III.A.3. to
minimize the offset voltage. Install capacitors on the
operational amplifiers as indicated on the buffer of Drawing
C-1. The non-inverting amplifiers, envelope detectors, low
pass filters, integrators, and comparators were designed using
guidance and/or sample circuits from [Ref. 2:p. 57], [Ref.
5:p. 273], [Ref. 12:pp. 37-39], [Ref. 13 :pp. 213-234], and
[Ref. 9:p. 2-54] respectively. The digital logic required to
make the comparisons and the implementation using inverters,
three input nand gates, an encoder, and decoder were the
designer's ideas. All pin positions were taken from each
component's data sheet.
3. Frequency Sweep Module
All components in this module were constructed from
each component's data sheet. The DAC and VCO data sheets
include these application circuits with notes. The VCO output
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is a OV to -15V square wave. Efforts to modify the circuit to
output a positive square wave were unsuccessful. The use of a
comparator was successful in creating a 0V to +5V square wave
to clock the despreading m-sequence. Using an oscilloscope,
adjust the 500 Q variable resistor between VCO pins 4 and 6 to
balance the square wave duty cycle. Set the comparator
reference voltage at pin 3 to -7.5V and adjust the variable
resistor connected to pins 7 and 8 until the comparator square
wave output alternates between OV and +5V.
4. Early Minus Late Module
The early/late m-sequence generator uses the same
components and construction guidance found in paragraph
III.A.3. used to build the modulator spread spectrum module
with the exception of the additional shift register. The
additional shift register was the designer's idea for one
method of producing an incrementally advanced and delayed
version of the punctual m-sequence. It was determined through
experimentation that for the circuit of Drawing A-7, a clock
rate of 4 kHz into the sampling switch produced useable early
and late ACF signals through the band pass filters. The 10 kQ
variable resistors which are summed into the pair of inverting
adders must be adjusted to remove the DC offset. This should
be done while the two m-sequences are sliding past one another
(before any feedback is sent to the frequency sweep or track
modules). Not shown on the final inverting adder is the 10 kQ
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variable resistor connected between pins 1 and 5 to remove the
operational amplifiers DC offset. With zero volts connected to
all summing inputs, adjust the variable resistor until the
output at pin 6 is OV. Adjust the 100 kQ variable resistor at
the operational amplifier output, pin 6, until the feedback
voltage is 40 mV peak-to-peak. After the m-sequences lock
together, increase the feedback voltage until the despreading
m-sequence starts to jitter then reduce the voltage until the
jitter stops. Adjust the comparator variable resistors to ±2V.
It is important that these reference voltages be greater than
the maximum noise level and less than the correlated early and
late minimum voltages (inputs to comparator pins 2 and 3
respectively).
5. Track
The or gates were included *as a buffer between the
analog comparator and the digital latch. There are no
adjustments required in this module.
6. Demodulator Synchronization
The eight input nand gates available to the designer
did not have a non-inverting (and) output as shown in Drawing
A-9; therefore, the inverters at the nand output were required
to produce the desired eight input nand gate. The JK flip-
flops were designed to toggle using the data sheet truth
table. There are no adjustments required in this module.
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IV. EXPERIMENTAL RESULTS
A. 4-FSK SPREAD SPECTRUM MODULATION
1. General
Unless otherwise advised all of the figures in the
experimental results chapter were plotted using a Hewlett-
Packard 54510A Digitizing Oscilloscope with Think Jet Printer.
Axis scales have been left out but were included in the
captions in time per division and volts per division
respectively.
2. Serial-to-Parallel Data Conversion and Precision Sine
Wave Generator Module
The serial-to-parallel (S/P) converter was first
tested manually by clocking the four possible data
combinations of zeros and ones into the data input and then
verifying that the correct frequency was output to the spread
spectrum module. The bit pairs of 00, 10, 01, and 11 correctly
produced the output frequencies of 76.2, 152.4, 228.6, and
304.8 kHz respectively. A maximal-length sequence generator of
15 chips was built to supply a repetitive, continuous string
of data for follow-on tests. In Figure 22, the bottom waveform
is the digital m-sequence (length of 15). One entire sequence
and part of a second is shown. The top waveform is the output
from the S/P converter module. After each pair of bits is
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Figure 22. Bottom: Data in, 2.Oms, 1V; Top: Frequencies
out, 2.Oms, 1V
grouped together, the decoder selects the appropriate switcQ>
and outputs the appropriate frequency. Notice the phase
changes which signal the start of the next RF pulse. This was
expected since the S/P converter was designed to be
discontinuous-phase FSK (see Figure 3).
3. Spread Spectrum Module
The bottom waveform, of Figure 23 is a portion of a
76.2kHz RF pulse prior to being mixed w~ith the spreading m-
sequence (input to the DBM). The top waveform is the same
portion only after being mixed with the rn-sequence. For each
180 degree phase change in the in-sequence, a corresponding 180
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section A.3., the shortened RF pulse period causes the signal
bandwidth to increase. Figures 24 and 25 show the 1200 bit per
second, 4-FSK, signal spectral density before and after being
spread by the rn-sequence (as seen on a Hewlett Packard 8567A
Spectrum Analyzer). As expected the bandwidth has widened and
the amplitude decreased. It was difficult to measure the
spread spectrum bandwidth due to the proximity of the 4-FSK
signals.
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B. 4-FSK SPREAD SPECTRUM DEMODULATION
1. General
Testing was accomplished only after the demodulator
was independently able to acquire and track the 4-FSK, spread
spectrum, modulated signal. All figures with correlated
waveforms are a result of this acquisition and track. The only
connection between the modulator and demodulator is zhe
channel (hard wired).
2. Band Pass Filter Module
Three of the band pass filters performed as designed.
The band pass filter which was designed to have a center
frequency of 228.6 kHz was actually centered at approximately
250 kHz. This filter was redesigned with passive elements
which moved the center frequency down to the desired location.
3. Decision Making Module
From the input to the band pass filters to the ouzpu:
of the integrator amplifiers, there are four similar circu::s.
To reduce the number of repetitive statements and shorten
explanation of this module, a portion of a single RF pulse
will be followed through the top branch in Drawing A-5 .--
bottom waveform of Figure 26 is the received snread spectrum
signal from the modulator. After being mixed with the
uncorrelated m-sequence, additional phase changes are added by
the despreading m-sequence (top waveform) causing the
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Figure 26. Bottom: Received signal, 20As, IV; Top:
Uncorrelated received signal, 20As, IV
of Figure 27 is again the received signal only now the tcop
waveform is of the correlated signal. For each phase change in
the received signal, there is now a second phase change to
cancel the first. Notice that the second phase change
cancellation does not occur at the same position as the first.
This is a result of the m-sequences being slightly out of
phase. This is to be expected since the m-sequences will
oscillate about the zero phase point. For a final comparison
in Figure 28, the bottom waveform is the RF pulse prior to
being spread by the modulator, and the top waveform is the RF
pulse after the demodulator despreads the received spread
spectrum signal. As can be seen in Figure 28, spreading and
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Figure 28. Bottom: RF pulse prior to being spread, 2Ops,
IV; Top: RF pulse after being despread, 20As, lV
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occur at the output of the demodulator and the input of t._
demodulator, the operations are transparent to the rest of the
circuit. The bottom waveform oi Figure 29 is the unccrrelated
input to the bank of band pass filters. From the top waveform,
the magnitude of the uncorrelated RF pulse is no longer
constant but varies pseudorandomly as the m-sequencs move in
and out of phase. By contrast in Figure 30 the output
AIri~ l '< I' V • Aliit '' 'i
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Figure 29. Bottom: Uncorrelated input to BPF, 2 0s, 1V;
Top: Uncorrelated output from BPF, 20As, 1V
magnitude of the band pass filter (top waveform) is nearly
constant for the correlated input (bottom waveform). Figures
31 and 32 show a comparison between the uncorrelated and
correlated RF pulses and its effect on the envelope detector's
low pass filter output (bottom waveform) and the integrator
amplifier output (top waveform). Since the integrator output
voltage level is ultimately used to determine the received
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Figure 30. Bottom: Correlated RF pulse input to BPF,
20As, 1V; Top: Correlated RF pulse out of BPF, 20As, 1V
data, a highly correlated signal increases the signal-to-noise
ratio and reduces the bit error rate. To verify that the
comparators and digital logic integrated circuit chips were
properly connected and the synchronization timing (to be
discussed later) was properly calculated, the 15 chip m-
sequence was clocked as data into the modulator (Figure 33,
top waveform) and compared with the data clocked out of the
demodulator (Figure 33, bottom waveform) . From this figure the
received data is a delayed duplicate of the transmitted data.
4. Frequency Sweep Module
Because eight bit digital components were used to
construct the sweep module, the frequency sweep range was
limited by the frequency resolution. A frequency resolution
50
I. ..... . .. .. ...... ..... . . . . . .................. ." .... ............... .i . . . .. ....... . .... ........ ... . . + ..... .. .. .. .. ...i .. . . . .. . ......' .. .... ....." ..
.. . .
.. . . ... .. ..
S: .. ,9•..
4.:... • ...'.. - - ...-W.... . . .. .. ..... .... ....
Fgr 31 Botm ,norlaeenloedtcroup ,
.. .. . .
........ -... + .. ... , ..- - --. - - -- . .................... . - - .- ' -... . .+..... -................
I Ii. I I
- - - -I I - -
SII i I 9
,p y •I ":. l l i
Fiur 32 Botm Corltd neoe eetrupt
* * *
I , .. " 9 p, If.I .,, + ; + , . + , .. •
II I 1. ,:I ,
Figure 31. ••, .. •.•,,I•.'4 Botm:Ucorlte nvlp deetr ou-... ltput,
2.Oms, 2v; Top: Correlated integrator output, 2.Oms, 4V
'I *I I 'I I i a
... 4.. .-. ,,
, -..,.-..,.","
' ,'I I. I ' I
i t :, I I. :I I
Figue1 Botm Unorltdevlp eecoIupt
2.0ms, 2V; Top: UCorrelated integrator output, 2.0ms, 4V
o5
.i i. TT11 TN - -. F1TTYT3 3I I I i '3)) ! I!1 I ' I 13 ! I
fi4,U. ýU j J UU1 .i J-L.. . ... . .. . .. . .... ..............  ., .. .... .. ..... . .. . 
. .... ...
k)l ! 33It 11,; 1
..... ... : --. .. .. .. . . .....  . ... . J ...   .. .. .. . ..... ... .... i L . U . .. ....... -... .
i . . , .. . . . .: . . ... . .. . .......... . . . ... . .. ...... .. .. ... .. .. , . . . .... . .....-.. ..  . .. . .. ..... .. ... . . . .. ... ... .. ..... . . .. .....
Fgr 3 B D io m
Figure ou3 Bottm d aainemodulator, 5.Oms, 2V;
of six hertz per bit worked well for this design. A coarser
resolution resulted in increments too great for the
demodulator to maintain track after acquisition. With these
constraints the sweep range was approximately 1.5 kHz. Using
the variable resistor in the DAC block of Drawing A-6, the
sweep range was centered about the modulator chip rate of 76.2
kHz. In addition to sweeping the range of possible m-
sequence frequencies, the frequency sweep module accepts
analog voltage feedback into the klo " resistor in the DAC
block and digital voltage feedback into the latch in the
digital count block.
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5. Early Minus Late Module
Figures 34 and 35 are the one-half chip early (top)
and one-half chip late (bottom) waveforms represented using
single and dual axis displays. The inverted late correlation
waveform was produced by inverting the diode in Drawing A-7.
Summing the early and inverted late correlation waveforms
resulted in the early minus late waveform of Figure 36. This
is the analog feedback control voltage which holds the m-
sequences within one-half chip in-phase. The waveforms of
Figures 34 through 36 are only generated when the two m-
sequences are sliding past one another. When the m-sequences
lock together, the early and late waveforms ramp up and
9 1i1 I
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oscillate about their mid-range voltages (See Figure 37) . The
early minus late waveform oscillates about a reference voltage
(DC offset) determined by how close the two m-sequence
frequencies were together at acquisition. If the m-
sequences' phase line-up just as the frequencies matched, then
the DC offset would be zero (See Figure 38). Since this is
the exception rather than the rule, some DC offset exist (See
Figure 39). This occurrence will be used to track a doppler
shift.
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Figure 37. Bottom: Late ACF, 10.0ms, 5V; Top: Early ACE,
10.0ms, 5V
55
. .. -... ................
L ................. & .... ...... .... .. ...... ........ . .................. I .. . . .. .......... ........ . ............ ....... . ...... . .. . . .- - . . ...... ........ . . . . .
. .. ...... ..... ... ..... . .. . .....--. ..
A- # 1 .....
i ....-. ..... ++ + ...
--.-.. . ..... . .......... ... .. ... ... . .... .. . ... ....• .... . ....... ...•...... .....,  . . .. ..... ........ ' ... . ......... ...... . ......• ... ... ...414
f, .: .4
J.4
.. ...... I I ... .....
4l I
LI !
............ . ........ †.... ................ . ........... . ............... 4.-... . . .................
Figure 39. Feedback voltage withou DC offset, 20. 0ms, 50
, , I ... . .5
,I,..•,. . .+a. t
I I I ;ii I
t.--I-___ -----.--- .f_ L &," .  *,:_-L. ... ... -_ .L.•-.4l-
*,.,. -. ..8.........•+ + •.L .+- .•+.+•.A -. •..+. •..;..••;.+. ..........F.. A ..-..- 
5. .... -. +.---.-.-.-.. -.... -.. -. -.-.. +..... +. +
Figre39 Fedbc votae "t "C ofst 20Om,
5.
6. Track
The track module of Drawing A-8 monitors the early
minus late waveform DC offset and adds or subtracts one bit at
a rate of 30 times per second. With a frequency resolution of
6 hertz per bit, a doppler shift of less than 180 hertz per
second can be tracked. To test this circuit, a second
frequency sweep module was constructed, except the digital
count and DAC were replaced with a 0.44 pF polypropylene
capacitor and a FET unity gain buffer. The capacitor was
charged to a voltage slightly higher than the voltage required
to drive the VCO at the upper range frequency. When the
voltage source was removed from the capacitor, the capacitor
would discharge current at a rate equal to the FET input bias
current (50pA). The voltage would decrease at a linear rate
equal to the rate corresponding to the max doppler shift of
six hertz per second. The demodulator successfully tracked a
six hertz per second doppler shift over its full range of
frequency sweep (1.5 kHz).
7. Demodulator Synchronization
Let the synchronization timing cycle begin at the
start of an RF pulse. Recall from section II.B.7. that the
integrator charge would be dumped at the start of each RF
pulse. From Figure 40, the 275 us pulse (the longest pulse,
second from left) closes all four switches in Drawing A-5 to
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ground which dumps (discharges) all four integrators. When
the dump pulse goes low, integration begins and continues
until the next dump pulse (partially drawn at the far right of
Figure 40) . Prior to selecting the RF pulse with the greatest
energy, the parallel-to-serial (P/S) converter must be set up
for a parallel load from the encoder. This is accomplished by
the 215 us P/S pulse (the longest, first from left) in Figure
41. While P/S pulse is high, the parallel mode is selected
and the clock pulse (centered in the parallel load pulse of
Figure 41) activates the parallel load. This also moves the
first bit of the encoded pair out of the serial-to-parallel
converter. This is the same clock pulse as can be seen
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Figure 40. Synchronization sample and dump timing, 200gs,
2.5V
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occurring right before the start of an integrator dump (end of
RF pulse) in Figure 40. When the P/S pulse goes low, the
serial mcde is activated. The next clock pulse (not centered
in the P/S pulse of Figure 41) moves the second of the two
enroded bits out of the parallel-to-serial converter. This
cycle repeats itself with the start of the integrator dump.
.. .............. ..i ................ ... .......... ..... .....• ..................... ......... .......... 6 ....... ......... I .............. ..... $ ............ ..... ...I ... ............ •. . . .
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Figure 41. Synchronization parallel load timing, 5 004s,
2.5V
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8. Probability of Bit Error
Probability of bit error testing was accomplished
using the following equation taken from [Ref. 4:p. 44]:
(S/N) dB 201ogl0 ( Vis signaL
Vlms noise
The modulator signal was a 1V amplitude RF pulse. For
sinusoidal waveforms Vrms = V/12; therefore, Vrms signal = 1/12.
Vrms noise was generated by a Wavetek, model 132, VCG/Noise
Generator with a sequence length of 220-1 and a noise frequency
of 160 kHz to 1.6 MHz. The Vrmsnoise amplitude was determined by
measuring the value read on an averaging AC voltmeter
(Hewlett-Packard 427A Voltmeter) and multiplying that value by
1.13. [Ref. 12:p. 454] The noise was added to the output of the
modulator using a summing amplifier. A test circuit was
designed and built. It took the modulator input data and
compared it with the demodulator output data using an
exclusive-or gate (XOR). When the inputs to the XOR disagreed
the XOR output went high. In the middle of each bit period,
the output of the XOR was clocked into a 4-bit shift register.
If the shift register output (QI) goes high, the positive-
going pulse clocks a counter and one error is recorded. At the
start of each bit period, the shift register is cleared which
prepares it to clock the next error. LEDs were connected to
the counter output via a driver so that errors could be
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visually counted. Two sets of data were recorded, one with an
analog feedback rate of 5 Hz and a second with an analog
feedback rate of 10 Hz. The results are plotted in Figure 42.
Based on these limited tests, a SNR greater than -1.25 dB
would be required to have a bit error rate less than 10s.
--2 -- '5 -- ' -- 0• 2
Figure 42. Probability of bit error
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V. RECOMMENDED DESIGN MODIFICATIONS
A. 4-FSK SPREAD SPECTRUM MODULATION
Reduce the size of the S/P convertor module by replacing
the 4-16 line latched input decoder with a 2-4 line latched
input decoder. No change in performance would result. For
greater stability replace the sine wave generators (the AZ63c,
AD639, and LM318 integrator) with crystal oscillators. The
sine wave generators were initially selected because they
could be adjusted over a wide range of frequencies which
allowed for design changes. The crystal oscillators take
longer to receive and allow for only slight frequency
adjustment. The second order low pass filters could be changed
to fourth order by cascading a second identical stage. This
would further reduce the signal energy in the lower
frequencies' harmonics from showing up as noise in the
demodulator's higher frequencies envelope detectors.
B. 4-FSK SPREAD SPECTRUM DEMODULATION
In the frequency sweep module, replace the 8-bit counter,
latch, and digital-to-analog convertor with at least 12-oit
comporents to greatly increase the frequency range and retain
adequate resolution of the frequency sweep module. 12-bit
components would allow for 4,096 frequency steps vice the 256
frequency steps available with 8 bit components. Increased
62
number of frequency steps results in a frequency resolution of
4.9 hertz per bit over a 20 kHz doppler shift. It was
demonstrated on the prototype that the maximum doppler shift
could be tracked over a limited range of frequencies. 12-bit
components would be capable of tracking through the full
frequency range.
Modify the -ýarly minus late module by eliminating one-
half of the envelope detectors, low pass filters summing
operational amplifiers, and gain amplifier. This can be done
if both early and late are switched alternately through the
remaining half and then adding a sample and hold to retain
these signal values for subsequent subtraction. This would
result in a better balance (identical) between early and late
signals, which would lock the m-sequences closer in-phase.
In the track module, add an integrate and dump circuit
which would take the input early minus late voltage and output
the average DC offset voltage. This would preclude any
possibility of a false comparison with the zero volt reference
voltage. The ALU can be removed if a BUS is added which would
allow the communications control unit microprocessor to
perform the required additions and subtractions.
The demodulator synchronization was based on a m-
sequence length of 127 with taps on the third and seventh
stages. A second two tap m-sequence length of 127 exists with
taps on the first and seventh stages. If the taps are changed
then the synchronization code bytes must also be changed to
63
correspond to the same relative positions within the m-
sequence.
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APPENDIX B: GENERALIZED IMPEDANCE CONVERTER (GIC) FILTER
DESIGN
The GIC was selected for the active filter design because
it eliminates the need for inductors, has superior sensitivity
characteristics, and 20dB per decade attenuation outside the
pass band per each two operational amplifier, eiaht passive
element stage. The GIC information contained in this Appendix
was extracted from [Ref. 1i:pp. 18-22] which should be
reviewed for additional details.
Drawing B-l is a diagram of the GIC where the Y represents
the impedance of one or two passive elements and T represents
the transfer function at that circuit node. Two values of T
are identified, Ti for the transfer function of a band pass
filter and T2 for the transfer function of low pass filter.
The GIC is capable of implementing high pass, notch, and all
pass filters, but these are not discussed since they were not
used in this thesis. The non-ideal (operational amplifiers
modeled by a single pole) transfer function of the GIC at
output nodes T1 and T2 are
T, NUMERATOR = ÷yy3 7) (7) Y 5-3A,
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T, DENOMINATOR = - _8(_3__5____8( _5_0
AIA, Al
Y4 - Y'- YS) (Y-Y - Y5 - Y'Y3
A, - m % z, - YS) YY) r Y)(Y ,
T. NUMERATOR Y A - (S( ) Y O -YY3Y--Y YY-
T, DENOMINATOR = T, DENOMINATOR
To create a band pass filter use transfer function T, and sec
YI=Y,=Y4 =Y6=G, Y3=Y,=C, and Y,=G/Q where G is admittance, C :s
capacitance, and Q is the quality factor of the filter. The
actual values of G(l/R) and C are calculated from the equa:isn
for the band pass filter's center frequency (W0 )
1WO0 = i--
The Q of the filter is calculated using the center frequency




Observe that the transfer functions contain terms divided by
the small signal bandwidth (A) . For ideal filters "A"
approaczhes infinity and these terms approach zero. The
equation used to calculate w. assumes that ideal operational
amplifiers are used to construct the filter, this is not the
case in practice. As the frequency increases the denominator
of the small signal bandwidth terms no longer dominates and
the magnitude of the transfer function becomes less than the
idealized model. The net result is that the idealized band
pass filter shifts down in frequency and passes a band of
frequencies less than designed for using the equations for w,
and Q.
To correct for an operational amplifier's finite small
signal bandwidth, use the following procedure (test results
were quite accurate):
1. Choose operational amplifiers with a relatively wide
small signal bandwidth and fast slew rate. (The design of
all active filters in this thesis used LM318 operational
amplifiers which have a small signal bandwidth of 15 MHz
and a slew rate of 70 volts per microsecond.)
2. Using the Matlab program for plotting the non-ideal GIC
band pass filter transfer function (TM) provided in
Appendix E, enter the range of frequencies of interest (w)
in radians, the center frequency (wO) , and the Q of the
filter.
3. Plot the non-ideal transfer function and calculate from
the plot how far down in frequency the center frequency
shifted from the required center frequency.
4. Add this amount to the center frequency (wO) in the
Matlab program.
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5. After only a few iterations, the plot of the band pass
filter will meet the filter design specifications.
6. The ratio of the passive element values can now be
calculated from the equation
-RC
where w.1 is the adjusted center frequency. Choose R and C
based on availability.
7. Construct the band pass filter circuit of Drawing B-2.
For low pass filter design use the same steps as for a
band pass filter, only replace transfer function T. for T,. Use
the Matlab program provided in Appendix E and construct the
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APPENDIX C: BUFFERS
High frequency buffers are used throughout this design.
Each buffer was designed to isolate components which would
otherwise not function properly when connected together due to
impedance mismatch. This is accomplished by the use of LM318
operational amplifiers constructed as in Drawing C-i. A 0.1
MF ceramic and a 1.0 AF electrolytic capacitor are placed near
the positive and negative power supplies to bypass high
frequency signals. A 30 pF ceramic capacitor is placed
between the decompensation pins (1 and 5) to extend the gain-
bandwidth product. Buffers built without the power supply
bypass capacitors and decompensation capacitor were extremely














APPENDIX D: DOPPLER SHIFT
Worst case doppler shift calculations were based on the
following assumptions:
1. The earth is spherical with a constant radius.
2. The azimuth angle between the satellite and the position
on earth is equal to zero; only the elevation angle
changes.
3. The satellite elevation above the earth (a) is
constant.
Using the law of cosines and Figure D-l, the slant range as a
function of time, a(t), is equal to:
a 2 (t) = R 2÷r 2-2Rrcos6(t)
a(t) = V!R2+r2-2Rrcos6(t)
where R (radius of earth) = 6373 km
r (radius of satellite orbit) = 7113.8 km
To find the change in slant range as a function of time, take
the first derivative of a(t).
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d a (t) RrsinO d
~-a~t) =dt
R2 ±r2 -2RrcosO
Substituting the orbital velocity (V) for rdO/dt in the





the equation for the relative velocity between a satellite and
a fixed position on earth given the assumptions stated above
is:
RiG s in8
d a(t) = r~2 s
dR 2 +r2 -2RrcosO
Figure D-1. Satellite Orbit
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where G (Gravitational constant) = 6.67xlO1 1 Nm2 /kg 2
M (Mass of the earth) = 5.98x10 24 kg
A plot of relative slant range velocity (u) versus elevation
angle is shown in Figure D-2.
Knowing the maximum relative slant range velocity (Umax




the maximum shift in channel frequency fl 1  can bemax '
calculated from:
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Figure D-2. Slant range velocity
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where fc (Carrier frequency) = 437.25 MHz
f 4 (Highest baseband frequency) = 304.8 kHz
Umax (Maximum slant range velocity) = 6708 m/s
c (Speed of light) = 3×X10 8 m/s
emin (Minimum elevation angle) = 0 degrees
The maximum doppler shift in frequency is equal to ±9784 Hz.
A plot of the channel frequency shift caused by the doppler
effect versus the elevation angle of the satellite with
respect to the horizon is shown in Figure D-3. The MATLAB code
used to create these plots is provided in Appendix E.
2'0
05 5 2 25
Figure D-3. Channel frequency doppler shift
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APPENDIX E: COMPUTER PROGRAMS
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%Band Pass Filter Design (filename th008.m)
%The variables used in this example were for the center frequency






w = 2*pi*20e3:500:2*pi*140e3; %range of frequencies plotted
S = j~w;
wtl = 2*pi*15e6; %enter smali signal bandwidth of the
wt2 = 2*pi*15e6; %opamps used to construct filter
wOl = 2*pi*69230; %enter center frequency of first stage
Q = 3.6634; %enter Q of the filter
R = 1000; %nominal resistance value
C = (R*w01)A(-1); %capacitance














NUM = ((K.*L.*Y7)./A1)+((Y2+Y6).*Y3.*Y7)+(Yl.*Y4.*Y5) ...
- (Y3.*Y5.*Y8);
DEN = ((J.*K.*L)./(AI.*A2))+((J.*L.*Yl)./Al)+((J.*L.*Y3)./A2)
+((Y7+Y8) .*Y2.*Y3) +((Y5+Y6) .*Y .*Y4);
T1 = (NUM./DEN);
Tia = sqrt((real(Tl)).A2+(imag(Tl)).A2);0
R = 1000; %enter resistance
w02 = 2*pi*84034; %enter center frequency of second stage















NUM = ((K.*L.*Y7)./A1)+((Y2+Y6).*Y3.*Y7)+(Yl.*Y4.*Y5) ...
- (Y3.*Y5.*Y8);
DEN = ((J.*K.*L) ./(AI.*A2)) +((J.*L.*YI) ./AI)+((J.*L.*Y3) ./A2) . .
+((Y7+Y8).*Y2.*Y3)4÷((Y5+Y6).*Yl.*Y4);
89
T2 - (NUM. /DEN);I
T2a = sqrt((real(T2)).A2+(imag(T2)).A2);
x - [65.8e3 65.8e3 86.6e3 86.6e3);
y = (-5 5.455 5.455 -51;
plot~w/(2*pi) ,20*loglO(Tla) ,w/(2*pi) ,20*loglO(T2a) ,x,y);






T12a =sqrt((real(Tl2)) . 2+(imag(Tl2)).A2);
plot~w/(2*pi) ,20*loglO(Tl2a) ,x,y);






%Low Pass Filter Design (filename thlpl.m)





w = 1:1000:1256.6e3; %range of frequencies plotted
s = j*w;
wtl = 2*pi*le6; %enter small signal bandwidth of the
wt2 = 2*pi*le6; %opamps used to construct the filter
R = 4444; %nominal resistance value
wO = 2*pi*100e3; %enter the center frequency
Q = 2.4; %enter Q of the filter
C = (R*wO)A(-l); %capacitance
































fl = 76.2e3; %-first frequency
f2 = 152.4e3; %second frequency
f3 = 228.6e3; %third frequency
f4 = 304.8e3; %fourth frequency
fc = 437.25e6; %carrier frequency
c = 3e8; % m/s speed of light
G = 6.67e-11; % N*mA2/kgA2 gravitational constant
M = 5.98e24; % kg earth mass
R = 6.373e6; % M earth radius
amin = 7.408e5; ; M satellite orbital height
theta = -0.46:pi/18000:0.46; %as shown on Figure D-l
r = R + amin; %as shown on Figure D-1
v = sqrt(G*M/r); %velocity in circular orbit%























title('DOPPLER FREQUENCY SHIFT RANGE');
xlabel('FREQUENCY IN HERTZ');
ylabel('ELEVATION ANGLE IN DEGREES');
meta th001b
-ninmax=[min(rfl) max(rfl) min(rf2) max(rf2) min(rf3) max(rf3) ...
min(rf4) max(rf4)]; % minimum and maximum frequencies for
% each FSK frequency
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